Verilog

Get Babylon's Translation Software! Free Download Now!
Babylon 8 - Your all-in-one solution
Award winning translation software trusted by millions. Translate from any language to any language.
View Demo



Wikipedia English The Free EncyclopediaDownload this dictionary
Verilog
Verilog is a hardware description language (HDL) used to model electronic systems. The language (sometimes called Verilog HDL) supports the design, verification, and implementation of analog, digital, and mixed-signal circuits at various levels of abstraction.The designers of Verilog wanted a language with syntax similar to the C programming language so that it would be familiar to engineers and readily accepted. The language is case-sensitive, has a preprocessor like C, and the major control flow keywords, such as "if" and "while", are similar. The formatting mechanism in the printing routines and language operators and their precedence are also similar.
See more at Wikipedia.org...

This article uses material from Wikipedia® and is licensed under the GNU Free Documentation License

FOLDOC DictionaryDownload this dictionary
Verilog
<language> A Hardware Description Language for electronic design and gate level simulation by Cadence Design Systems.
xnf2ver is an XNF to Verilog translator.
["The Verilog Hardware Description Language", Donald E. Thomas & Philip Moorby, Kluwer, 1991].
(1999-04-16)


(c) Copyright 1993 by Denis Howe

Define Verilog

Translate Verilog





Verilog in Chinese | | Verilog in French | Verilog in Italian | Verilog in Spanish | Verilog in Portuguese | Verilog in German | Verilog in Russian | Verilog in Japanese | Verilog in Turkish | Verilog in Hebrew | Verilog in Swedish